aboutsummaryrefslogtreecommitdiffstatshomepage
path: root/Prebuild/ChangeLog
diff options
context:
space:
mode:
authorUbitUmarov2017-08-31 11:23:03 +0100
committerUbitUmarov2017-08-31 11:23:03 +0100
commitb9fc629bdfd050a7ded26aefec5d3ed3d97ce916 (patch)
tree648547e88f5a13f0962486a86ea4896aa92b9556 /Prebuild/ChangeLog
parentfix a prebuild VS targets assembly name (diff)
downloadopensim-SC-b9fc629bdfd050a7ded26aefec5d3ed3d97ce916.zip
opensim-SC-b9fc629bdfd050a7ded26aefec5d3ed3d97ce916.tar.gz
opensim-SC-b9fc629bdfd050a7ded26aefec5d3ed3d97ce916.tar.bz2
opensim-SC-b9fc629bdfd050a7ded26aefec5d3ed3d97ce916.tar.xz
fix a whitecode bug, add missing files
Diffstat (limited to 'Prebuild/ChangeLog')
-rw-r--r--Prebuild/ChangeLog2
1 files changed, 2 insertions, 0 deletions
diff --git a/Prebuild/ChangeLog b/Prebuild/ChangeLog
index c1c8be1..a7d0612 100644
--- a/Prebuild/ChangeLog
+++ b/Prebuild/ChangeLog
@@ -1,5 +1,7 @@
12017, August Unit Umarov 12017, August Unit Umarov
2 * add Freak Tech patch for prefer32bit default to false 2 * add Freak Tech patch for prefer32bit default to false
3 * fix comand line target override
4 * fix CSharp target assembly name
3 5
42015, June Fly-Man- <fly.man.opensim@gmail.com> 62015, June Fly-Man- <fly.man.opensim@gmail.com>
5 * V2.0.7 (WhiteCore Build) 7 * V2.0.7 (WhiteCore Build)